




FIG. 1






[illegible]

FIG.4





FIG. 5






FIG. 6

FIG.7




FIG.8






FIG. 9B




FIG. 9C




FIG. 10




FIG.11




FIG.12





FIG. 13




[illegible]

FIG. 15




FIG.16






FIG.17




FIG.18




Figure 1: Timing diagram of the proposed system. The diagram shows the relationship between the clock signal (T1, T2, T3) and the data signals (SS1, SS2, ..., SS16). The clock signal is a periodic square wave. The data signals are shown as horizontal lines, indicating that they are constant during the clock cycle. The diagram is divided into three parts: (a) SS1, (b) SS2, and (c) SS16. A large bracket on the left indicates that the signals are grouped together.




FIG.20




FIG.21




FIG.22

